40V, Ultra-Low 2uA I_Q, Low Noise LDO Regulators

FEATURES

- Low Dropout Voltage：550mV@100mA
- Low Quiescent Current：2μA(typ.)
- High Ripple Rejection：65dB@1kHz
- Operating Voltage Range：4.5V～40V
- Fix Output Voltage：2V、2.4V、2.8V、3V、3.3V、3.6V、4V、4.4V、5.0V
- High Accuracy：±2%（Typ.）
- Low Output Noise: 27xV_{OUT} μV_{RMS} (10Hz~100kHz)
- 250mA Output Current
- Built-in Thermal shutdown and Short-Circuit Protection
- Available in Green SOT89-3 、SOT23-3 Packages

DESCRIPTIONS

The DP31341 series are a group of positive voltage regulators manufactured by CMOS technologies with low power consumption and low dropout voltage, which provide large output currents even when the difference of the input-output voltage is small.

The DP31341 series can deliver 300mA output current and allow an input voltage as high as 18V. The series are very suitable for the battery-powered equipments, such as RF applications and other systems requiring a quiet voltage source.

APPLICATIONS

- Power Meter
- Multicell Battery Powered Equipment
- Communication equipment
- Smoke Detector
- Audio/Video Equipment
- LED Driver

ORDERING INFORMATION

Part Number	Description
SOT23-3	Pb free in T&R, 3000 Pcs/Reel
SOT89-3	Pb free in T&R, 1000 Pcs/Reel

TYPICAL APPLICATION CIRCUIT



PRODUCT DESCRIPTION

➢ Pin Arrangement



SOT-23-3



SOT89-3A



SOT89-3B

➢ Pin Configuration

SOT23-3	SOT89-3A	SOT89-3B	Pin Name	Description
1	1	2	GND	Ground.
2	2	3	VIN	Input Supply of the LDO.
3	3	1	OUT	Regulator Output Pin. It is recommended to use a ceramic capacitor with effective capacitance in the range of 2.2μF to 10μF to ensure stability. This ceramic capacitor should be placed as close as possible to OUT pin.

➢ Marking Information



DP31341 for product name:

YYY refers to the following table description, represents different packaging and special output voltage

XXXX The first X represents the last year,2020 is 0;The second X represents the month,inA-L 12 letters;The third and fourth X on behalf of the date,01-31said;

Marking	Model	VOUT Voltage	PACKAGE
41-20	DP31341-20AST	2.0V	SOT23-3
41-24	DP31341-24AST	2.4V	SOT23-3
41-28	DP31341-28AST	2.8V	SOT23-3
41-30	DP31341-30AST	3.0V	SOT23-3
41-33	DP31341-33AST	3.3V	SOT23-3
41-40	DP31341-40AST	4.0V	SOT23-3
41-44	DP31341-44AST	4.4V	SOT23-3
41-50	DP31341-50AST	5.0V	SOT23-3
41A-20	DP31341-20BST	2.0V	SOT89-3A
41A-24	DP31341-24BST	2.4V	SOT89-3A
41A-28	DP31341-28BST	2.8V	SOT89-3A
41A-30	DP31341-30BST	3.0V	SOT89-3A
41A-33	DP31341-33BST	3.3V	SOT89-3A
41A-40	DP31341-40BST	4.0V	SOT89-3A
41A-44	DP31341-44BST	4.4V	SOT89-3A
41A-50	DP31341-50BST	5.0V	SOT89-3A
41B-20	DP31341-20CST	2.0V	SOT89-3B
41B-24	DP31341-24CST	2.4V	SOT89-3B
41B-28	DP31341-28CST	2.8V	SOT89-3B
41B-30	DP31341-30CST	3.0V	SOT89-3B

41B-33	DP31341-33CST	3.3V	SOT89-3B
41B-40	DP31341-40CST	4.0V	SOT89-3B
41B-44	DP31341-44CST	4.4V	SOT89-3B
41B-50	DP31341-50CST	5.0V	SOT89-3B

➢ Absolute Maximum Ratings

Over operating temperature range (unless otherwise noted)(1)

PARAMETER		Min	Max	Unit
VIN Voltage(1)		-0.3	48	V
VOUT Voltage(2)		2.0	5	V
Output Current		-	250	mA
Power Dissipation	SOT89-3A	-	500	mW
	SOT89-3B	-	500	mW
	SOT23-3	-	200	mW
Operating free air temperature range		-40	85	℃
Operating junction temperature,TJ		-40	150	℃
Storage temperature, Tstg		-65	150	℃
Lead Temperature （Soldering，10sec.）		-	260	℃

Note:

(1)Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. Functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute–maximum–rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal

➢ Recommended Operating Conditions

PARAMETER	Min	Max	Unit
VIN Voltage(V_{IN})	4.5	40	V
VOUT Voltage(V_{OUT})	2	5	V
Output current(I_{OUT})	-	250	mA
TJ	-40	125	℃

Note : (1)All limits specified at room temperature (TA = 25°C) unless otherwise specified. All room temperature limits are 100% production tested. All limits at temperature extremes are ensured through correlation using standard Statistical Quality Control (SQC) methods. All limits are used to calculate Average Outgoing Quality Level (AOQL).

➢ ESD Ratings

PARAMETER	Description	Value	Unit
HBM	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)	±2000	V
CDM	Charged-device model (CDM), per JEDEC specification JESD22-C101(2)	±200	V

Note : (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

➢ Thermal Information

THERMAL METRIC	Description	SOT89-3A	SOT89-3B	SOT23-3	Unit
$R_{\theta JA}$	Junction-to-ambient thermal resistance(1)(2)	55	55	208	℃/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	88	88	112	℃/W
$R_{\theta JB}$	Junction-to-board(Bottom) thermal resistance	9.6	9.6	56	℃/W
ψ_{JT}	Junction-to-top characterization parameter	6.2	6.2	9.2	℃/W
ψ_{JB}	Junction-to-board characterization parameter	9.7	9.7	52	℃/W

Note (1): The package thermal impedance is calculated in accordance to JESD 51-7.

Note (2): Thermal Resistances were simulated on a 4-layer, JEDEC board

BLOCK DIAGRAM



Future 1 Functional Block Diagram

ELECTRICAL CHARACTERISTICS

V_{IN}=V_{OUT}+1V, C_{IN}=C_{OUT}=1μF，T_A=25℃,unless otherwise specified

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Input Voltage	V_{IN}	-	4.5	-	40	V
Output Voltage	V_{OUT}	I_{OUT}=1mA	VOUT* 0.99	-	VOUT* 1.01	V
Supply Current	IQ	I_{OUT}=0mA		2		uA
Output Current	I_{OUT}	-		250		mA
Dropout Voltage	VDROP	Iout=60mA Vout=5V		250		mV
		Iout=100mA Vout=5V		450		mV
Load Regulation	ΔV_{OUT}	V_{IN}= V_{OUT} +1V, 1mA≤I_{OUT}≤100mA		10		mV
Line Regulation	$\frac{\Delta V_{OUT}}{V_{OUT} \times \Delta V_{IN}}$	I_{OUT} =10mA V_{OUT} +1V≤V_{IN}≤18V		0.01	0.2	%/V
Output Voltage Temperature Characteristics	$\frac{\Delta V_{OUT}}{V_{OUT} \times \Delta T_A}$	I_{OUT} =10mA -40≤T≤+85℃		50		ppm
Output Current Limit	I_{LIM}	V_{OUT}= 0.5 x $V_{OUT(Normal)}$, V_{IN} = 5V		500		mA
Short Current	Ishort	V_{OUT}=0V		60		mA
Power Supply Rejection Rate	PSRR	F=100HZ Iout=50mA		65		dB
		F=1KHZ Iout=50mA		60		
		F=10KHZ Iout=50mA		50		
		F=100KHZ Iout=50mA		45		
Over-Temperature Protection	TSD			160		℃
Over-Temperature Protection hysteresis	△TSD			20		℃

TYPICAL CHARACTERISTICS

TJ = +25℃, VIN = (VOUT(NOM) + 1V) (whichever is greater), VEN = VIN, CIN = COUT = 1μF, unless otherwise noted.



Figure1 Vout=3.3V Line Transient Response



Figure2 VOUT=3.3V Line Transient Response



Figure3 Load Transient Response Vout=3.3V



Figure4 Load Transient Response Vout=3.3V



Figure5 Power up waveform



Figure56 Power OFF waveform



Figure7 Ground Current vs. Temperature



Figure8 Output Voltage vs Output Current



Figure9 Output Voltage vs Input Voltage



Figure10 Dropout Voltage vs Load Current

Functions Description

- **Feature Description**

The DP31341 series are a group of positive voltage regulators manufactured by CMOS technologies with high ripple rejection, ultra-low noise, low power consumption and low dropout voltage, which can prolong battery life in portable electronics.

The DP31341 series work with low-ESR ceramic capacitors, reducing the amount of board space necessary for power applications.

The DP31341 series consume less than 0.1μA in shutdown mode and have fast turn-on time less than 50μS.The series are very suitable for the battery-powered equipment,

- **Thermal Shutdown**

The internal thermal-shutdown circuitry forces the device to stop switching if the junction temperature exceeds 160 ° C typically. Once the junction temperature falls below the falling threshold, the device returns to normal operation automatically.

- **Output Current Limit and Short-Circuit Protection**

When overload events happen, the output current is internally limited to 500mA (TYP). When the OUT pin is shorted to ground, the short-circuit protection will limit the output current to 100mA (TYP).

APPLICATION INFORMATION

The DP31341 is a low VIN, ultra-low noise and low dropout LDO and provides 500mA output current.

These features make the device a reliable solution to solve many challenging problems in the generation of clean and accurate power supply.

The high performance also makes the DP31341 useful in a variety of applications. The DP31341 provides the protection functions for output overload, output short-circuit condition and overheating.

The DP31341 provides an EN pin as an external chip enable control to enable/disable the device. When the regulator is in shutdown state, the shutdown current consumes as low as 0.03μA (TYP).

- **Input capacitors selection**

The input decoupling capacitor should be placed as close as possible to the IN pin to ensure the device stability. 1μF or larger X7R or X5R ceramic capacitor is selected to get good dynamic performance. When VIN is required to provide large current instantaneously, a large effective input capacitor is required. Multiple input capacitors can limit the input tracking inductance. Adding more input capacitors is available to restrict the ringing and to keep it below the device absolute maximum ratings.

- **Output capacitors selection**

The output capacitor should be placed as close as possible to the OUT pin. 1μF or larger X7R or X5R ceramic capacitor is selected to get good dynamic performance. The minimum effective capacitance of COUT that DP31341 can remain stable is 1μF. For ceramic capacitor, temperature, DC bias and package size will change the effective capacitance, so enough margin of COUT must be considered in design. Additionally, COUT with larger capacitance and lower ESR will help increase the high frequency PSRR and improve the load transient response.

- **PCB Layout**

PCB layout is a critical portion of good power supply design. The following guidelines will help users design a PCB with the best power conversion efficiency, thermal performance

1. The input bypass capacitor C5 and C2 must be placed as close as possible to the VIN pin and ground. Grounding for both the input and output capacitors should consist of localized top side planes that connect to the GND pin and PAD. It is a good practice to place a ceramic cap near the VIN pin to reduce the high frequency injection current.

2. The output capacitor, COUT should be placed close to the junction of Vout Pin.

3. The ground connection for C3, C4, C8 and C5, C2 should be as small as possible and connect to system ground plane at only one spot (preferably at the COUT ground point) to minimize injecting noise into system ground plane.

4. Large GND Copper Pour near IC is recommended to minimize the heat of IC.

- **Layout Example:**





PACKAGE DIMENSION

SOT23-3



Symbol	Dimensions in Millimeters	
	Min	Max
L	2.82	3.02
B	1.50	1.70
C	0.90	1.30
L1	2.60	3.00
E	1.80	2.00
a	0.35	0.50
c	0.10	0.20
b	0.30	0.55
F	0	0.15

SOT89-3



Symbol	Dimensions in Millimeters		Symbol	Dimensions in Millimeters	
	Min	Max		Min	Max
A	1.4	1.6	E1	3.94	4.4
b	0.32	0.52	E2	1.9(TYP)	
b1	0.4	0.58	e	1.5(TYP)	
c	0.35	0.45	L	0.8	1.2
D	4.4	4.6	θ	45°	
D1	1.55(TYP)				
D2	1.75(TYP)				
e1	3.0(TYP)				
E	2.3	2.6			

REVISION HISTORY

Editions	Revised Date	Redaction person	Revision content
REV1.0	2024/3/6	PXB	First release

OFFICIAL ANNOUNCEMENT

Division I will ensure the accuracy and reliability of the product specification document, but we reserve the right to independently modify the content of the specification document without prior notice to the customer. Before placing an order, customers should contact us to obtain the latest relevant information and verify that this information is complete and up-to-date. All product sales are subject to the sales terms and conditions provided by our company at the time of order confirmation.

Division I will periodically update the content of this document. Actual product parameters may vary due to differences in models or other factors. This document does not serve as any express or implied guarantee or authorization.

The product specification does not include any authorization for the intellectual property owned by our company or any third party. With respect to the information contained in this product specification, we make no explicit or implied warranties, including but not limited to the accuracy of the specification, its fitness for commercial use, suitability for specific purposes, or non-infringement of our company's or any third party's intellectual property. We also do not assume any responsibility for any incidental or consequential losses related to this specification document and its use.

We do not assume any obligations regarding application assistance or customer product design. Customers are responsible for their own use of our company's products and applications. In order to minimize risks associated with customer products and applications, customers should provide thorough design and operational safety validation.

The reproduction, transmission or use of this document or its contents is not permitted without express written authority. Once discovered, the company will pursue its legal responsibility according to law and compensate for all losses caused to the company.

Please note that the product is used within the conditions described in this document, paying particular attention to the absolute maximum rating, operating voltage range, and electrical characteristics. The Company shall not be liable for any damage caused by malfunctions, accidents, etc. caused by the use of the product outside the conditions stated in this document.

Division I has been committed to improving the quality and reliability of products, but all semiconductor products have a certain probability of failure, which may lead to some personal accidents, fire accidents, etc.When designing products, pay full attention to redundancy design and adopt safety indicators, so as to avoid accidents.

When using our chips to produce products, Division I shall not be liable for any patent dispute arising from the use of the chip in the product, the specification of the product, or the country of import, etc., in the event of a patent dispute over the products including the chip.