

40V, 3.1A Monolithic Buck Converter with CC/CV Control


FEATURES

- 3.1A continuous output current capability
- 10V to 40V wide operating input range with input Over Voltage Protection
- Integrated 40V, 50mΩ high side and 40V, 30mΩ low side power MOSFET switches
- Up to 93% efficiency
- CV Mode control (Constant voltage). Cycle-by-Cycle Current Limiting
- Configurable Line Drop Compensation with resistor
- Internal Soft-Start limits the inrush current at turn-on
- Internal compensation to save external components
- Stable with Low ESR Ceramic Output Capacitors
- Configurable Switching Frequency with resistor
- Over-Temperature Protection
- 38V input voltage protection to protect power MOSFETs from working at high current ,high input voltage condition
- Fixed Soft start time
- Under-Input Voltage Lockout.

APPLICATIONS

- USB car charger
- Portable charging device
- General purpose USB charger
- General purpose DC-DC conversion

TYPICAL APPLICATION CIRCUIT



DESCRIPTIONS

DP3115F integrates a high efficiency synchronous step-down switching regulator, which includes a 40V, 50mΩ high side P-MOS and a 40V, 30mΩ low side N-MOS to provide 3.1A continuous load current over 10V to 40V wide operating input voltage with 38V input over voltage protection. Conductance Peak current mode control provides fast transient responses and cycle-by-cycle current limiting.

DP3115F has configurable line drop compensation, configurable charging current limit. A simple Power system with few external components is possible with DP3115F.


ORDERING INFORMATION

Part Number	Description
SOP-8	Pb free in T&R, 4000 Pcs/Reel



PRODUCT DESCRIPTION

➤ Pin Arrangement



➤ Pin Configuration

Pin Number	Pin Name	Description
1	FB	Feedback Input PIN. FB senses the output voltage. Connect FB with a resistor divider connected between the output and ground. FB is a sensitive node. Keep FB away from SW. It is better to connect a 200pF ceramic capacitor between FB pin and VOUT.
2	RT	Resistor to set scillation frequency. Connect to GND. Keep RT away from SW
3	ILIM	Resistor to set Ipeak of inductance. Connect to GND. Keep ILIM away from SW
4	VIN	Power Input PIN. Vin supplies the power to the IC. Supply Vin with a 10V to 40V power source. Bypass Vin to GND with a large capacitor and at least another 0.1uF ceramic capacitor to eliminate noise on the input to the IC. Put the capacitors close to Vin and GND pins.
5	SW	Power Switching pin. Connect this pin to the switching node of inductor.
6		
7	GND	GROUND
8		



➤ Marking Information



DP3115F for product name:


XXXXXX The first X represents the last year,2020 is 0;The second X represents the month,inA-L 12 letters;The third and fourth X on behalf of the date,01-31said;The last two X represents the wafer batch code

➤ Absolute Maximum Ratings

PARAMETER	Min	Max	Unit
V_{IN} to GND	-0.3	40	V
V_{RT} to GND	-0.3	6	V
V_{ILIM} to GND	-0.3	6	V
V_{FB} to GND	-0.3	6	V
V_{SW} to GND	-0.3	$V_{IN}+1$	V



BLOCK DIAGRAM





ELECTRICAL CHARACTERISTICS (Typical at $V_{in}=12V, T_J=25^{\circ}C$, unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Input Voltage	VIN		10		40	V
No-load current	ICC	ILOAD=0A	0	0.5	2	mA
Stand By current	IST		0	0.2	1	mA
Input UVLO	Vuvlo			6.8	8	V
Input UVLO hysteresis voltage	ΔV_{uvlo}		0.2	0.6	1	V
Voltage of FB	VFB		1.188	1.21	1.236	V
Input current of FB	IFB				0.5	uA
operating frequency range	FOSC		80		500	KHZ
		RT=100K	80	120	150	
Max duty cycle	DC				100	%
R _{DS(on)} of P-MOS	RPFET			50		mΩ
R _{DS(on)} of N-MOS	RNFET			30		mΩ
Over-Temperature Protection	TSD			150		°C
Over-Temperature Protection hysteresis	ΔTSD			30		°C


Parameter	Definition	Min	Max	Unit
TST	Storage Temperature Range	-65	150	°C
TJ	Junction Temperature		150	°C
TL	Lead Temperature		260	°C




TYPICAL CHARACTERISTICS

Test Condition: $T_A = 25^{\circ}\text{C}$, $V_{IN} = 12\text{V}$, $C_{IN} = 100\mu\text{F}$, $C_{OUT} = 470\mu\text{F}$, $L = 47\mu\text{H}$, unless otherwise noted.


Output Voltage vs Load Current
(with Cable Compensation)




Efficiency vs Load Current



CC Current vs Output Voltage
($R_{LIM} = 47\text{K}$)



CC Current vs Output Voltage
($R_{LIM} = 68\text{K}$)





APPLICATION INFORMATION

● Overview

DP3115F works at a constant frequency mode. The output Voltage is set by V_{FB} which is divided by R3 and R4. DP3115F adjusts the drop-down current of FB by monitoring the I_{peak} of inductance and V_{FB} to stabilize the output voltage.

At normal operation mode, DP3115F controls and drives the internal P-MOS and N-MOS to on and off by internal oscillator. When P-MOS is ON, N-MOS is OFF.

● Thermal Shutdown

The internal thermal-shutdown circuitry forces the device to stop switching if the junction temperature exceeds 160°C typically.

● Inductance peak current limiting

DP3115F Limit the P-MOS peak current to limit input power, DP3115F detect the peak current of P-MOS at toff of every cycle, if higher than the set limit DP3115F will shut down the P-MOS. When the temperature rise up, the $R_{DS(ON)}$ of P-MOS will become larger

The I_{peak} of DP3115F Actual tested on a DP3115F demo board

RILIM	24 K	30 K	39 K	47 K	56 K	68 K	82 K	100 K
Type	1.8 A	2.1 A	2.6 A	3.0 A	3.4 A	3.8 A	4.4 A	4.9 A
I_{peak}	A	A	A	A	A	A	A	A

$$I_{peak}(A) \approx 3.3 * R_{ILIM}(K\Omega) / R_{DS(ON)}(m\Omega)$$

● Oscillation frequency

The oscillation frequency of DP3115F is set by a resistor connected between RT and GND. This resistor should be placed as close as possible to the DP3115F. The output current of RT is 12uA. If RT value is smaller, the oscillation frequency of DP3115F will be

higher.

The frequency of DP3115F Actual tested on a DP3115F demo board

RT	20K Ω	27K Ω	36K Ω	47K Ω	62K Ω	75K Ω	100K Ω
Type	500K	400K	300K	240K	190K	160K	120K
Freq	Hz	Hz	Hz	Hz	Hz	Hz	Hz

● Output Shutdown voltage

DP3115F will shutdown the output if the output voltage is lower than about 2V when the output load is too heavy.

● Setting Output Voltage

The output voltage is set by FB voltage, which is divided by resistor (R3 & R4) from output node to Ground. That resistor with 1% or higher accuracy is preferred. The output voltage value is set by equation as below. Suggest $R3/R4=3.16$:

$$R3 = R4 * [(V_{OUT} / V_{REF}) - 1]$$

V_{ref} is the internal reference voltage of DP3115F, 1.21V.

● Line drop compensation

If USB cable is too long or resistance value is high, the voltage of charging device end will be dropped a lot. If the voltage across the load input terminals is too low, it will affect charging time. So recommend to adjust the output voltage of charger to compensate this voltage drop. DP3115F has an excellent configurable line drop compensation function. The compensation value of line drop can be programmed by the top feedback resistor R3. The value can be roughly calculated by equation as below:

$$\Delta V_{OUT}(V) \approx 0.6 * R3(K\Omega) * I_{OUT}(A) / 1000$$



● **Inductor selection**

An inductor is required to supply constant current to the load while being driven by the switched input voltage. The common value of the inductance is between 4.7uH to 47uH. A larger value inductor will result in less current ripple and lower output voltage ripple. However, the larger value inductor will have larger physical size, higher DC resistance, and/or lower saturation current. A good rule to calculate the inductance is to allow the peak-to-peak ripple current in the inductor to be approximately 25% of the maximum load current. At the same time, it is needed to make sure that the peak inductor current is below the inductor saturation current.

The inductance value can be calculated by:

$$L = \frac{V_{OUT}}{f_s \times \Delta I_L} \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

Where V_{OUT} is the output voltage, V_{IN} is the input voltage, f_s is the switching frequency, and ΔI_L is the peak-to-peak inductor ripple current.

The choice of which style inductor to use mainly depends on the price vs. size requirements and any EMI constraints.

● **Input capacitors selection**

The input current to the step-down converter is discontinuous, therefore a capacitor is required to supply the AC current to the converter. It is recommend to use low ESR capacitors to optimize the performance. Ceramic capacitor is preferred, but tantalum or low-ESR electrolytic capacitors may also meet the requirements. It is better to choose X5R or X7R dielectrics when using ceramic capacitors.

Since the input capacitor (C_{IN}) absorbs the input switching current, a good ripple current rating is required for the capacitor. The RMS current in the input capacitor can be estimated by:

$$I_{CIN} = I_{load} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)}$$

The worst-case condition occurs at $V_{IN} = 2 \times V_{OUT}$, where:

$$I_{CIN} = \frac{I_{load}}{2}$$

For simplification, choose the input capacitor whose RMS current rating is greater than half of the maximum load current. When electrolytic or tantalum capacitors are used, a small, high quality ceramic capacitor, i.e. 0.1uF, should be placed as close to the IC as possible. When ceramic capacitors are used, make sure that they have enough capacitance to maintain voltage ripple at input. The input voltage ripple caused by capacitance can be estimated by:

$$\Delta V_{IN} = \frac{I_{load}}{f_s \times C_{IN}} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

C_{IN} is the input capacitance.

● **Output capacitors selection**

The output capacitor (C_{OUT}) is required to maintain the DC output voltage. Ceramic, tantalum, or low ESR electrolytic capacitors are recommended. Low ESR capacitors are preferred to keep the output voltage ripple low. The output voltage ripple can be estimated by:

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_s \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times \left(R_{ESR} + \frac{1}{8 \times f_s \times C_{OUT}}\right)$$

Where L is the inductor value, R_{ESR} is the equivalent series resistance (ESR) value of the output capacitor and C_{OUT} is the output capacitance value. In the case of ceramic capacitors, the impedance at the switching frequency is dominated by the capacitance. The output voltage ripple is mainly determined by the capacitance. For simplification, the output voltage ripple can be estimated by:

$$\Delta V_{OUT} = \frac{V_{OUT}}{8 \times f_s^2 \times L \times C_{OUT}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$



In the case of tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated to:

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_s \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times R_{ESR}$$

The characteristics of the output capacitor also affect the stability of the regulation system. The DP3119B can be optimized for a wide range of capacitance and ESR values.

● PCB Layout

PCB layout is a critical portion of good power supply design. The following guidelines will help users design a PCB with the best power conversion efficiency, thermal performance, and minimized EMI.

1. The feedback network, resistor R3 and R4, should be kept close to FB pin. Vout sense path should stay away from noisy nodes, such as SW signals and preferably through a layer on the other side of

shielding layer.

2. The input bypass capacitor C1 and C2 must be placed as close as possible to the VIN pin and ground. Grounding for both the input and output capacitors should consist of localized top side planes that connect to the GND pin and PAD. It is a good practice to place a ceramic cap near the VIN pin to reduce the high frequency injection current.

3. The inductor L should be placed close to the SW pin to reduce magnetic and electrostatic noise.

4. The output capacitor, COUT should be placed close to the junction of L. The L, and COUT trace should be as short as possible to reduce conducted and radiated noise and increase overall efficiency.

5. The ground connection for C1, C2 and C3, C4 should be as small as possible and connect to system ground plane at only one spot (preferably at the COUT ground point) to minimize injecting noise into system ground plane.





6. Place R1 and R2 as close as possible to the chip and stay away from noisy nodes such as SW.

7. Large GND Copper Pour near IC is recommended to minimize the heat of DP3115F.



PACKAGE DIMENSION

SOP8



Symbol	Dimensions in Millimeters		
	Min	Nom	Max
A	1.45	1.55	1.65
A1	0.10	0.15	0.20
A2	1.353	1.40	1.453
A3	0.55	0.60	0.65
b	0.38	-	0.51
b1	0.37	0.42	0.47
c	0.17	-	0.25
c1	0.17	0.20	0.23
D	4.85	4.90	4.95
E	5.85	6.00	6.15
E1	3.85	3.90	3.95
e	1.245	1.27	1.295
L	0.45	0.60	0.75
L1	-	1.050REF	-
L2	-	0.250BSC	-
θ1-θ4	12° REF		
h	0.40REF		
R	0.15° REF		
R1	0.15° REF		



OFFICIAL ANNOUNCEMENT

Division I will ensure the accuracy and reliability of the product specification document, but we reserve the right to independently modify the content of the specification document without prior notice to the customer. Before placing an order, customers should contact us to obtain the latest relevant information and verify that this information is complete and up-to-date. All product sales are subject to the sales terms and conditions provided by our company at the time of order confirmation.

Division I will periodically update the content of this document. Actual product parameters may vary due to differences in models or other factors. This document does not serve as any express or implied guarantee or authorization.

The product specification does not include any authorization for the intellectual property owned by our company or any third party. With respect to the information contained in this product specification, we make no explicit or implied warranties, including but not limited to the accuracy of the specification, its fitness for commercial use, suitability for specific purposes, or non-infringement of our company's or any third party's intellectual property. We also do not assume any responsibility for any incidental or consequential losses related to this specification document and its use.

We do not assume any obligations regarding application assistance or customer product design. Customers are responsible for their own use of our company's products and applications. In order to minimize risks associated with customer products and applications, customers should provide thorough design and operational safety validation.

The reproduction, transmission or use of this document or its contents is not permitted without express written authority. Once discovered, the company will pursue its legal responsibility according to law and compensate for all losses caused to the company.

Please note that the product is used within the conditions described in this document, paying particular attention to the absolute maximum rating, operating voltage range, and electrical characteristics. The Company shall not be liable for any damage caused by malfunctions, accidents, etc. caused by the use of the product outside the conditions stated in this document.

Division I has been committed to improving the quality and reliability of products, but all semiconductor products have a certain probability of failure, which may lead to some personal accidents, fire accidents, etc. When designing products, pay full attention to redundancy design and adopt safety indicators, so as to avoid accidents.

When using our chips to produce products, Division I shall not be liable for any patent dispute arising from the use of the chip in the product, the specification of the product, or the country of import, etc., in the event of a patent dispute over the products including the chip.