


GENERAL DESCRIPTION

The DP8202 is Dual N-Channel enhancement MOS Field Effect Transistor and connecting the Drains on the circuit board is not required because the Drains of the MOSFET1 and the MOSFET2 are internally connected. Uses advanced trench technology and design to provide excellent $R_{SS(ON)}$ with low gate charge. This device is designed for Lithium-Ion battery protection circuit. The DP8202 is available in CSP 4L package. Standard Product DP8202 is Pb-free .

PRODUCT SUMMARY

V_{SS}	12 V
I_S (at $V_{GS}=4.5V$)	6.0A
$R_{SS(ON)}$ (at $V_{GS} = 4.5V$)	<17m Ω
$R_{SS(ON)}$ (at $V_{GS} = 4.0V$)	<18m Ω
$R_{SS(ON)}$ (at $V_{GS} = 3.1V$)	<20m Ω
$R_{SS(ON)}$ (at $V_{GS} = 2.5V$)	<25m Ω
ESD Rating:2000V HBM	

CSP 4L


ABSOLUTE MAXIMUM RATINGS $T_A=25^{\circ}C$ unless otherwise noted

Parameter	Symbol	Limit	Unit
Source -Source Voltage	V_{SS}	12	V
Gate-Source Voltage	V_{GS}	± 10	V
Source Current (DC)	I_S	6	A
Source Current (Pulse) ^{Note1}	I_{SM}	60	A
Maximum Power Dissipation	P_D	1.1	W
Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 150	$^{\circ}C$

Note1: $PW \leq 10\mu s$, duty cycle $\leq 1\%$;


ELECTRICAL CHARACTERISTICS (TA=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Ma	Unit
Off Characteristics						
Source -Source Breakdown	BV _{SSS}	V _{GS} =0V, I _S =250μA	12	-	-	V
Zero Gate Voltage Source Current	I _{SSS}	V _{SS} =20V, V _{GS} =0V TEST CIRCUIT 1	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±10V, V _{SS} =0V TEST CIRCUIT 2	-	-	±10	μA
On Characteristics						
Gate Threshold Voltage	V _{GS(th)}	V _{SS} =V _{GS} , I _S =250mA TEST CIRCUIT 3	0.5	0.8	1.2	V
Source -Source On-State Resistance	R _{SS(ON)}	V _{GS} =4.5V, I _S =3A	10	13.5	17	mΩ
		V _{GS} =4.0V, I _S =3A	11	14.2	18	mΩ
		V _{GS} =3.1V, I _S =3A	12	16	20	mΩ
		V _{GS} =2.5V, I _S =3A	14	20	25	mΩ
		TEST CIRCUIT 5				
Forward Transconductance	g _{FS}	V _{SS} =10V, I _S =1.8A TEST CIRCUIT 4	-	9	-	S
Dynamic Characteristics						
Input Capacitance	C _{ISS}	V _{SS} =10V, V _{GS} =0V, F=1.0MHz TEST CIRCUIT 7	-	1313	-	pF
Output Capacitance	C _{OSS}		-	257	-	pF
Reverse Transfer Capacitance	C _{rss}		-	238	-	pF
Switching Characteristics						
Turn-on Delay Time	t _{d(on)}	V _{SS} =10V, I _S =3A V _{GS} =4.5V, R _{GEN} =6Ω, R _L =3.3Ω TEST CIRCUIT 8	-	680	-	nS
Turn-on Rise Time	t _r		-	2960	-	nS
Turn-Off Delay Time	t _{d(off)}		-	6480	-	nS
Turn-Off Fall Time	t _f		-	6760	-	nS
Total Gate Charge	Qg(TOT)	V _{SS} =10V, I _S =6A, V _{GS} =4.5V TEST CIRCUIT 9	-	17.8	-	nC
Threshold Gate Charge	Qg(TH)		-	0.79	-	nC
Gate-Source Charge	Q _{gs}		-	2.5	-	nC
Gate-Drain Charge	Q _{gd}		-	6.4	-	nC
Body Diode Characteristics						
Body Diode Forward Voltage	V _{FSS}	V _{GS} =0V, I _F =1.0A TEST CIRCUIT 6	-	0.9	1.5	V




Both the FET1 and the FET2 are measured. Test circuits are example of measuring the FET1 side.

TEST CIRCUIT 1: ISS




TEST CIRCUIT 2: IGSS




When FET1 is measured,
between GATE and SOURCE of FET2 are
shorted.

TEST CIRCUIT 3: VGS(off)




When FET1 is measured,
between GATE and SOURCE of FET2 are shorted.

TEST CIRCUIT 4: GFS




$$\Delta I_s / \Delta V_{GS}$$






TEST CIRCUIT 8 $t_{d(on)}$, t_r , $t_{d(off)}$, t_f




TEST CIRCUIT 9 QG







TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




SOURCE CURRENT vs.
SOURCE TO SOURCE VOLTAGE



SOURCE TO SOURCE ON-STATE RESISTANCE vs.
GATE TO SOURCE VOLTAGE




SOURCE TO SOURCE ON-STATE RESISTANCE vs.
SOURCE CURRENT




GATE TO SOURCE CUT-OFF VOLTAGE vs.
CHANNEL TEMPERATURE




Common-Drain Dual N-Channel Enhancement Power MOSFET




SOURCE TO SOURCE ON-STATE RESISTANCE vs. CHANNEL TEMPERATURE




CAPACITANCE vs. SOURCE TO SOURCE VOLTAGE



SOURCE TO SOURCE DIODE FORWARD VOLTAGE



FORWARD TRANSFER CHARACTERISTICS




DYNAMIC INPUT CHARACTERISTICS



MARKING DESCRIPTION

CSP-4L



NOTE:

02 —Part number of Product

Y —Code of productive year code(the last number of the year)

W —Code of productive week(A-Z:1-26 week;
a-z:27-52week)

FOR EXCAMPLE:


02

7c

Means this product was produced in the 29th week of 2017



PACKAGE OUTLINE DIMENSIONS



NOTES:
ALL WAFER ORIENTATION NOTCH DOWN

(UNITS OF MEASURE=MILLIMETER)

SYMBOL	MIN	NOM	MAX
A	0.220	0.250	0.280
A1	0.040	0.050	0.060
A2	0.180	0.200	0.220
D	1.450	1.470	1.490
D1		0.650BSC	
E	1.450	1.470	1.490
E1		0.650BSC	
b	0.260	0.280	0.300
e		0.650BSC	
x1		0.410 REF	
x2		0.410 REF	
y1		0.410 REF	
y2		0.410 REF	

OFFICIAL ANNOUNCEMENT

Division I will ensure the accuracy and reliability of the product specification document, but we reserve the right to independently modify the content of the specification document without prior notice to the customer. Before placing an order, customers should contact us to obtain the latest relevant information and verify that this information is complete and up-to-date. All product sales are subject to the sales terms and conditions provided by our company at the time of order confirmation.

Division I will periodically update the content of this document. Actual product parameters may vary due to differences in models or other factors. This document does not serve as any express or implied guarantee or authorization.

The product specification does not include any authorization for the intellectual property owned by our company or any third party. With respect to the information contained in this product specification, we make no explicit or implied warranties, including but not limited to the accuracy of the specification, its fitness for commercial use, suitability for specific purposes, or non-infringement of our company's or any third party's intellectual property. We also do not assume any responsibility for any incidental or consequential losses related to this specification document and its use.

We do not assume any obligations regarding application assistance or customer product design. Customers are responsible for their own use of our company's products and applications. In order to minimize risks associated with customer products and applications, customers should provide thorough design and operational safety validation.

The reproduction, transmission or use of this document or its contents is not permitted without express written authority. Once discovered, the company will pursue its legal responsibility according to law and compensate for all losses caused to the company.

Please note that the product is used within the conditions described in this document, paying particular attention to the absolute maximum rating, operating voltage range, and electrical characteristics. The Company shall not be liable for any damage caused by malfunctions, accidents, etc. caused by the use of the product outside the conditions stated in this document.

Division I has been committed to improving the quality and reliability of products, but all semiconductor products have a certain probability of failure, which may lead to some personal accidents, fire accidents, etc. When designing products, pay full attention to redundancy design and adopt safety indicators, so as to avoid accidents.

When using our chips to produce products, Division I shall not be liable for any patent dispute arising from the use of the chip in the product, the specification of the product, or the country of import, etc., in the event of a patent dispute over the products including the chip.