

Dual N-Channel Enhancement Power MOSFET

GENERAL DESCRIPTION

DP8810 uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge and operation with gate voltages as low as 2.5V. It is ESD protected. This device is suitable for use as a Battery protection or in other Switching application.

PRODUCT SUMMARY

 V_{DS} 20 V


 I_D (at $V_{GS} = 4.5V$) 6.0A


 $R_{DS(ON)}$ (at $V_{GS} = 4.5V$) < 20m Ω

 $R_{DS(ON)}$ (at $V_{GS} = 2.5V$) < $25m\Omega$

ESD Rating: 2000V HBM

SOT23-6





ABSOLUTE MAXIMUM RATINGS (TA=25°C unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	20	V
Gate-Source Voltage	V_{GS}	±8	V
Drain Current-Continuous @ T₁=25°C	I _D	6	А
Pulsed ^b	I _{DM}	30	А
Maximum Power Dissipation ^a	P _D	1.25	W
Operating Junction and Storage Temperature Range	T _J ,T _{STG}	-55 To 150	°C

THERMAL CHARACTERISTIC Parameter Symbol Limit Unit Thermal Resistance, Junction-to-Ambient a Reja 83.3 °C/W



Dual N-Channel Enhancement Power MOSFET

ELECTRICAL CHARACTERISTICS (TA=25°Cunless otherwise noted)


Parameter	Symbol	Condition	Min	Typ ^c	Max	Unit		
Off Characteristics								
Drain-Source Breakdown	BV _{DSS}	V _{GS} =0V I _D =250μA	20	-	-	V		
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS}=16V, V_{GS}=0V$	-	-	1	μΑ		
Gate-Body Leakage Current	I _{GSS}	$V_{GS} = \pm 8V$, $V_{DS} = 0V$	-	-	±10	μΑ		
On Characteristics								
Gate Threshold Voltage	V _{GS(th)}	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$	0.55	0.7	1	V		
Drain-Source On-State	D	V _{GS} =4.5V, I _D =6A	- }	14	20	mΩ		
Resistance	R _{DS(ON)}	V _{GS} =2.5V, I _D =5A	8/	17	25	mΩ		
Forward Transconductance	g _{FS}	$V_{DS}=5V,I_{D}=6A$	(-)	20	-	S		
Dynamic Characteristics								
Input Capacitance	C _{lss}	V _{DS} =10V,	-	650	-	рF		
Output Capacitance	C _{oss}	V _{GS} =0V,	-	140	-	pF		
Reverse Transfer Capacitance	C _{rss}	F=1.0MHz	-	60	-	рF		
Switching Characteristics								
Turn-on Delay Time	t _{d(on)}	V _{DD} =10V,	-	0.5	-	nS		
Turn-on Rise Time	t _r	I _D =1A	-	1	-	nS		
Turn-Off Delay Time	t _{d(off)}	V _{GS} =5V,	-	12	-	nS		
Turn-Off Fall Time	t	$R_{GEN}=3\Omega$,	_	4	-	nS		
Total Gate Charge	Q_{g}	V _{DS} =10V,	-	8	-	nC		
Gate-Source Charge	Q_{gs}	I _D =6A,	-	2.5	-	nC		
Gate-Drain Charge	Q _{gd}	V _{GS} =4.5V	_	3	-	nC		
Drain-Source Diode Characteristics								
Diode Forward Voltage	V _{SD}	V _{GS} =0V,I _S =1.7A	_	-	1.2	V		
Drain-Sourse Diode Forward	I _S	V _{GS} =0V	_	-	2.0	Α		

Notes:

- a. Surface Mounted on FR4 Board ,T<10 sec;
- b. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2%.
- c. Guaranteed by Design, not subject to production testing.



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



V_{OUT}

V_{IN}

10%

PULSE WIDTH

t_{off}

t_{d(off)}

t_{off}

t_f

10%

10%

10%

Figure 1: Switching Test Circuit




Figure 2: Switching Waveforms




Figure 3: Power Dissipation




Figure 5: Output Characteristics

Figure 4: Safe Operation Area





Figure 6: Drain-Source On-Rsistance







Dual N-Channel Enhancement Power MOSFET





Figure 13: Normalized Maximum Transient Thermal Impedence

MARKING DESCRIPSION


Densloben








PACKAGE OUTLINE DIMENSIONS


SOT23-6











Symbol	Min	Nom	Max		
Α	1.050	1.100	1.150		
A1	0.625	0.650	0.675		
A2	0.010	0.050	0.090		
С	0.047	0.127	0.207		
D	2.900	2.950	3.000		
d	0.325	0.350	0.375		
E	2.720	2.800	2.880		
E1	1.600	1.650	1.700		
E2	1.550	1.600	1.650		
е	0.925	0.950	0.975		
L	0.300	0.380	0.460		
L1	0.599REF				
L2	0.250BSC				



OFFICIAL ANNOUNCEMENT

Division I will ensure the accuracy and reliability of the product specification document, but we reserve the right to independently modify the content of the specification document without prior notice to the customer. Before placing an order, customers should contact us to obtain the latest relevant information and verify that this information is complete and up-to-date. All product sales are subject to the sales terms and conditions provided by our company at the time of order confirmation.

Division I will periodically update the content of this document. Actual product parameters may vary due to differences in models or other factors. This document does not serve as any express or implied guarantee or authorization.

The product specification does not include any authorization for the intellectual property owned by our company or any third party. With respect to the information contained in this product specification, we make no explicit or implied warranties, including but not limited to the accuracy of the specification, its fitness for commercial use, suitability for specific purposes, or non-infringement of our company's or any third party's intellectual property. We also do not assume any responsibility for any incidental or consequential losses related to this specification document and its use.

We do not assume any obligations regarding application assistance or customer product design. Customers are responsible for their own use of our company's products and applications. In order to minimize risks associated with customer products and applications, customers should provide thorough design and operational safety validation.

The reproduction, transmission or use of this document or its contents is not permitted without express written authority. Once discovered, the company will pursue its legal responsibility according to law and compensate for all losses caused to the company.

Please note that the product is used within the conditions described in this document, paying particular attention to the absolute maximum rating, operating voltage range, and electrical characteristics. The Company shall not be liable for any damage caused by malfunctions, accidents, etc. caused by the use of the product outside the conditions stated in this document.

Division I has been committed to improving the quality and reliability of products, but all semiconductor products have a certain probability of failure, which may lead to some personal accidents, fire accidents, etc. When designing products, pay full attention to redundancy design and adopt safety indicators, so as to avoid accidents.

When using our chips to produce products, Division I shall not be liable for any patent dispute arising from the use of the chip in the product, the specification of the product, or the country of import, etc., in the event of a patent dispute over the products including the chip.