

**Product Summary**



Part #	V <sub>DS</sub>	R <sub>DS(on).typ</sub> (@V <sub>GS</sub> =4.5V)	R <sub>DS(on).typ</sub> (@V <sub>GS</sub> =2.5V)	I <sub>D</sub>
DP070N02DTL	20V	4.8mΩ	6.7mΩ	60A

**Features**

- Advanced high cell density Trench MOSFET technology
- Better R<sub>DS(on)</sub> enabled by a low R<sub>DSon.spv</sub> low conduction losses
- Excellent Q<sub>g</sub>×R<sub>DS(on)</sub> product(FOM)
- Qualified according to JEDEC criteria

**Applications**

- Battery management
- Power Management Switches


**100% Avalanche Tested**
**100% Rg Tested**
**Package Marking and Ordering Information**

Part #	Marking	Package	Packing
DP070N02DTL	070N02DT	TO-252	Tube/Reel


**Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Drain-source voltage	V <sub>DS</sub>	20	V
Continuous drain current T <sub>C</sub> = 25°C (Silicon limit) T <sub>C</sub> = 25°C (Package limit) T <sub>C</sub> = 100°C (Silicon limit)	I <sub>D</sub>	71 60 45	A
Pulsed drain current (T <sub>C</sub> = 25°C, t <sub>p</sub> limited by T <sub>jmax</sub> )	I <sub>D pulse</sub>	240	A
Avalanche energy, single pulse (I=0.3mA, Rg=25) <sup>[1]</sup>	E <sub>AS</sub>	97	mJ
Gate-Source voltage	V <sub>GS</sub>	±10	V
Power dissipation (T <sub>C</sub> = 25°C)	P <sub>tot</sub>	52	W
Operating junction and storage temperature	T <sub>j</sub> , T <sub>stg</sub>	-55...+150	°C

[1].EAS is tested at starting T<sub>j</sub> = 25°C, V<sub>GS</sub> = 10V.

**Thermal Resistance**

Parameter	Symbol	Max	Unit
Thermal resistance, junction – case.	R <sub>thJC</sub>	2.40	°C/W
Thermal resistance, junction – ambient(min. footprint)	R <sub>thJA</sub>	56	

**Electrical Characteristic (at T<sub>j</sub> = 25 °C, unless otherwise specified)**

Parameter	Symbol	Value			Unit	Test Condition
		min.	typ.	max.		
<b>Static Characteristic</b>						
Drain-source breakdown voltage	BV <sub>DSS</sub>	20	-	-	V	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA
Gate threshold voltage	V <sub>GS(th)</sub>	0.45	-	1	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA
Zero gate voltage drain current	I <sub>DSS</sub>	-	-	1	μA	V <sub>DS</sub> =16V, V <sub>GS</sub> =0V
		-	-	100		T <sub>j</sub> =25°C
Gate-source leakage current	I <sub>GSS</sub>	-	-	±100	nA	V <sub>GS</sub> =±10V, V <sub>DS</sub> =0V
		-	-	±100		
Drain-source on-state resistance	R <sub>DS(on)</sub>	-	4.8	6.0	mΩ	V <sub>GS</sub> =4.5V, I <sub>D</sub> =30A
		-	6.7	9.0		V <sub>GS</sub> =2.5V, I <sub>D</sub> =25A

**Dynamic Characteristic<sup>[2]</sup>**

Input Capacitance	C <sub>iss</sub>	-	1810	-	pF	V <sub>GS</sub> =0V, V <sub>DS</sub> =10V, f=1MHz
Output Capacitance	C <sub>oss</sub>	-	280	-		
Reverse Transfer Capacitance	C <sub>rss</sub>	-	256	-		
Gate Total Charge(V <sub>GS</sub> =10V)	Q <sub>g</sub>	-	23	-	nC	V <sub>GS</sub> =10V, V <sub>DS</sub> =10V, I <sub>D</sub> =30A, f=1MHz
Gate Total Charge(V <sub>GS</sub> =4.5V)	Q <sub>g</sub>	-	14	-		
Gate-Source charge	Q <sub>gs</sub>	-	4.5	-		
Gate-Drain charge	Q <sub>gd</sub>	-	7.5	-		
Turn-on delay time	t <sub>d(on)</sub>	-	15	-	ns	V <sub>GS</sub> =4.5V, V <sub>DD</sub> =10V, R <sub>G_ext</sub> =2.7Ω
Rise time	t <sub>r</sub>	-	30	-		
Turn-off delay time	t <sub>d(off)</sub>	-	52	-		
Fall time	t <sub>f</sub>	-	16.8	-		

**Body Diode Characteristic**

Parameter	Symbol	Value			Unit	Test Condition
		min.	typ.	max.		
Body Diode Forward Voltage	$V_{SD}$	-	0.81	1.1	V	$V_{GS}=0V, I_{SD}=30A$
Diode continuous forward current	$I_S$	-	60	-	A	TC = 25°C
Diode pluse current	$I_{S\ pluse}$	-	240	-	A	TC = 25°C
Body Diode Reverse Recovery Time <sup>[2]</sup>	$t_{rr}$	-	21	-	ns	$I_F=20A, dI/dt=100A/\mu s$
Body Diode Reverse Recovery Charge <sup>[2]</sup>	$Q_{rr}$	-	26	-	nC	

[2]. Defined by design. Not subject to production test

## Typical Performance Characteristics

Fig 1: Output Characteristics




Fig 2: Transfer Characteristics




Fig 3: Rds(on) vs Drain Current and Gate Voltage




Fig 4: Rds(on) vs Gate Voltage




Fig 5: Rds(on) vs. Temperature




Fig 6: Capacitance Characteristics




Fig 7: Gate Charge Characteristics




Fig 8: Body-diode Forward Characteristics




Fig 9: Power Dissipation




Fig 10: Drain Current Derating




Fig 11: Safe Operating Area






Fig 12: Max. Transient Thermal Impedance




Developer Microelectronics

## Test Circuit & Waveform


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms




Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms



**Package Outline: TO-252**


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	2.15	2.45	0.085	0.096
A1	0.00	0.15	0.000	0.006
A2	0.76	1.36	0.030	0.054
b	0.60	0.91	0.024	0.036
b1	0.65	1.15	0.026	0.045
b2	5.00	5.64	0.197	0.222
c	0.45	0.61	0.018	0.024
c1	0.36	0.66	0.014	0.026
D	5.80	6.30	0.228	0.248
D1	5.00	6.00	0.197	0.236
e	2.29 BSC.		0.090 BSC.	
E	6.30	6.90	0.248	0.272
E1	4.55	5.30	0.179	0.209
H	9.40	10.48	0.370	0.413
L	1.18	1.70	0.046	0.067
L1	2.92 REF		0.115 REF	
L2	0.36	0.66	0.014	0.026
L3	0.72	1.35	0.028	0.053
L4	0.60	1.20	0.024	0.047





## Intellectual Property Declaration

Where the contents disclosed in this specification involve intellectual property rights, they are the independent intellectual property rights of the company or have been licensed by the company. Without consent, no third party may use, copy or convert them, the company will pursue its legal responsibility in accordance with the law, and compensation for all the losses caused to the company.

Developer Microelectronics Confidential